A highly integrated frequency quadrupler MMIC that uses three-dimensional MMIC (3D-MMIC) technology is presented. It consists of four driver amplifiers, two doublers, and a 2-band elimination filter. These seven circuits are integrated in only a 2.36 mm 2 area. The filter sufficiently suppresses spurious output components. The third and fifth harmonic components, which are the spurious components nearest to the desired component, are well suppressed. The desired/undesired ratio is about 40 dB. The driver amplifiers make the quadrupler output a constant power of the desired multiplied signal under low input power. The MMIC supplies +5 dBm of the fourth harmonic component in the input power range from −10 dBm to +5 dBm. The power dissipation of the MMIC is only 160 mW. key words: quadrupler, doubler, 3D-MMIC, 2-band elimination filter, low spurious
Introduction
The broadband environment has recently been developing very rapidly. Fixed wireless access (FWA) systems have the advantage of providing fast Internet services to areas and user homes where it is difficult to provide broadband optical access. However, FWA equipment is still very expensive because the main market for these systems is business users and these systems must assure high link quality over long distances. Moreover, the equipment is large and heavy, so it is difficult to provide such service to homes. To provide a low cost FWA system for home and SOHO users, NTT Corporation developed the Wireless IP Access System (WIPAS), which is a point-to-multipoint (P-MP) FWA system in the 26-GHz frequency band [1] . To reduce equipment size and costs, MMICs, which integrate the RF block, have been developed.
The signal in the quasi-millimeter band can be directly generated either by a quasi-millimeter frequency oscillator or by a low-frequency oscillator and a frequency multiplier. When a quasi-millimeter frequency oscillator is used, frequency dividers must be used because low cost PLL-ICs operate at up to 6 GHz. Quasi-millimeter frequency dividers consume a lot of power [2] , and quasi-millimeter frequency oscillators are expensive. In contrast, low-frequency oscillators for wireless LANs are inexpensive and provided by a variety of makers. Therefore, it would be advantageous to generate signals with a low-frequency oscillator and a frequency multiplier if an inexpensive, low-power-dissipation frequency multiplier could be developed. To use a harmonic mixer [3] and an oscillator at a low frequency, such as 3 GHz, a quadrupler that changes 3-GHz signals to 12-GHz signals is needed. Frequency multipliers usually output spurious frequency components. To suppress these components, balanced structures [4] , [5] or filters are often used. A balanced doubler consumes twice as much power as a single-end doubler because it needs two active devices. An external filter increases the size and cost, so a monolithic filter is desirable. Some monolithic band pass filters have been proposed [6] - [8] . Unfortunately, despite efforts to miniaturize them, they are still too large. A frequency doubler MMIC with an open stub filter has also been proposed [9] . An open stub is constructed with a λ/4 line, which is too big for use in an MMIC. Methods of shortening λ/4 lines have been proposed [10] . The resulting lines are small and can eliminate the fundamental frequency component and pass the second harmonic component, which is the desired output frequency component for a frequency doubler. However, they cannot eliminate the third harmonic component, which is one of the nearest spurious components to the desired component. To suppress these components, the authors have proposed a very small 2-band elimination filter [11] .
Frequency multipliers usually require driver amplifiers. Because increasing the number of chips increases assembly cost, a higher degree of integration is needed. Yield is also an important factor in reducing cost. Multipliers should generate constant output power even when input power undergoes changes. This requires a margin at the level diagram, which usually requires more circuit blocks. NTT also developed three-dimensional MMIC (3D-MMIC) technology [12] . Figure 1 shows the basic structure of the 3D-MMIC. Devices are formed on a substrate using a standard fabrication process. The upper polyimide layers are used for Copyright c 2008 The Institute of Electronics, Information and Communication Engineers passive circuitry. This technology significantly miniaturizes MMICs. Thin-film microstrip (TFMS) lines are formed on the structures that have both ground planes and signal lines on the substrate. In general, the lines are sufficiently isolated when the line spacing is three times wider than the spacing between the lines and ground planes. Because the spacing between the lines and ground planes of the TFMS lines is around 10 μm, which is about one-tenth of the spacing between the ordinary microstrip lines and ground planes, TFMS lines can be arranged in one-tenth of the spacing of ordinary microstrip lines. Multi-layer lines on multi-layer dielectric films can make up a very compact multi-layer inductor [13] , which contributes greatly to integration because inductors often occupy the majority of the circuit area at microwave frequencies.
The authors proposed a highly integrated frequency quadrupler 3D-MMIC [14] , which has a high degree of integration, provides constant output power under low input power, and sufficiently suppresses spurious frequency components. This technology can help reduce the cost of quasimillimeter band wireless terminals. In this paper, we discuss the quadrupler 3D-MMIC in detail.
MMIC Design

Block Diagram of the MMIC
The quadruple multiplied signal can be generated either by a frequency quadrupler or by two frequency doublers. The conversion loss of a frequency quadrupler is generally greater than that of a frequency doubler. A frequency quadrupler usually requires more additional amplifiers than two doublers, and the power consumption of an amplifier is usually larger than that of a doubler. Moreover, a quadrupler requires a higher performance filter than a doubler because passing 4 f in and eliminating 3 f in and 5 f in is more difficult than passing 2 f in and eliminating f in and 3 f in . As a high performance filter is generally larger than a low performance filter. Therefore, the two-doubler configuration was selected.
A block diagram of the MMIC is shown in Fig. 2 . It consists of 7 circuits: an input driver amplifier, a frequency doubler that changes 3-GHz signals to 6-GHz signals, a 2-band elimination filter, two interstage driver amplifiers, a frequency doubler that changes 6-GHz signals to 12-GHz signals, and an output driver amplifier. The output power of an ordinary oscillator is not large enough to drive a frequency doubler. The input driver amplifies input signals so that the signals can drive the first frequency doubler. The doubler changes 3-GHz signals to 6-GHz signals. Its output signals have spurious components that are arranged in 3-GHz spacings. It is difficult to suppress spurious components that are 3-GHz away at a quasi-millimeter wave band. However, it is easier to suppress spurious components that are 3-GHz away at a lower microwave band. Therefore, the 2-band elimination filter is allocated after the first doubler. The interstage driver amplifiers drive the second frequency doubler, which changes 6-GHz signals to 12-GHz signals. The output driver amplifier outputs 5-dBm signals.
Each circuit is designed below.
Frequency Doublers
If a doubler is operated at a low input power, fewer driver amplifiers are required. We used active doublers because passive ones require a lot of input power. Figure 3 is a schematic configuration of the doubler, which consists of a GaAs pHEMT. Its bias point is around the threshold voltage, which offers low power consumption and strong nonlinearity. The doubler needs an input power of only 0 dBm. To reduce the chip size, the port that supplies the gate bias was isolated from the RF signal by resistors. Also to reduce its size, the inductors were constructed with multilayer lines.
2-Band Elimination Filter
A doubler generates spurious frequency components. The nearest ones are generated at a 3-GHz offset from the desired component when the frequency of the oscillator is 3 GHz. Those spurious components must be suppressed because the 3-GHz offset undesired signal is too near the desired signal in the quasi-millimeter band. We developed a miniaturized 2-band elimination filter suitable for use as a frequency doubler MMIC. The filter eliminates the spurious components nearest to the desired component, fundamental frequency, and third harmonic components but passes the second harmonic component, which is the desired output component. Figure 4 shows the basic configuration of the proposed 2-band elimination filter. It consists of lumped capacitors and stubs whose parameters can be easily set using equations. The filter is designed as follows when the fundamental, second harmonic, and third harmonic frequencies are f in , 2 f in , and 3 f in , the line impedances of S 1 and S 2 are Z 1 and Z 2 , and the electrical lengths of S 1 and S 2 at f in are θ 1 (0 < θ 1 < π/2) and θ 2 (0 < θ 2 < π/2), respectively. C 21 = C 1 (3 − 6 tan 2 θ 1 − tan 4 θ 1 )/24,
where Z t is the total impedance of S 1 ,
, which is the total impedance of S 1 and C 1 at point B, is given by
Therefore, when the total impedance of S 1 , S 2 , C 1 , C 2 , C 21 at point A is Z A1 ( f in ), the total impedance of the filter,
Hence, the filter eliminates the f in component.
At 3 f in , Z B2 (3 f in ), which is the total impedance of the S 1 , C 1 and C 21 at point B, is given by
Therefore, the total impedance of the filter, Z f il (3 f in ), is 
+ jZ 2 tan 3θ 2
Hence, the filter also eliminates the 3 f in component.
At 2 f in , the total impedance of the filter, Z f il (2 f in ), is
Hence, the filter passes the 2 f in component. The stubs were constructed using thin film microstrip (TFMS) lines. C 1 and C 2 were set to 3.9 pF, which occupies a lot of space. To reduce the chip size, these large capacitors, were fabricated under the ground plane and isolated from the stubs, S 1 and S 2 , using 3D-MMIC technology, as shown in Fig. 5. 
Amplifiers
A schematic configuration of the input driver amplifier at 3 GHz is shown in Fig. 6(a) . To reduce the chip size, it uses a common gate HEMT as its input matching circuit and a resistor as its load. As interstage amplifiers, we used two negative feedback amplifiers. A schematic configuration of the negative feedback amplifier is shown in Fig. 6(b) . The second interstage driver amplifier is operated around the saturation point and can adsorb fluctuations in the intensity of the signal. A schematic configuration of the output driver amplifier is shown in Fig. 6(c) . It uses spiral inductors as its load, which helps maximize output power and reduce chip size. Figure 7 shows the measured characteristics of the input driver amplifier. Its gain is 11 dB ± 0.5 dB, and its input return loss is −10 dB ± 1 dB at 2.1 to 3.8 GHz. Its drain current is 25 mA.
Results
The first doubler converts the input signal of the 3-GHz band to the output signal of the 6-GHz band. Figure 8 shows its measured output components when a 2.95-GHz signal is input. Its conversion loss of the second harmonic component, f 2 , is 6 dB at an input power of 5 dBm. The fundamental component, f 1 , and the third harmonic component, f 3 , are 9 dB and 27 dB less than f 2 , respectively. The doubler's drain current is only 3 mA at an input power of 0 dBm. Figure 9 shows the measured characteristics of the 2-band elimination filter. It passes the desired signal at 6 GHz and suppresses the nearest undesired signals at 3 GHz and 9 GHz. Its insertion loss is 3 dB at 6 GHz. Meanwhile, its insertion losses are 13 dB at 3 GHz and 9 GHz. The filter had adequate performance but it was not excellent. The cause of the degradation was residual impedance mismatch. Figure 10 shows the measured characteristics of the interstage driver amplifier. It has a gain of 6 dB in the 6-GHz band and no gain in the 3-GHz band and 9-GHz band. Its saturation power is 4 dBm. Because the 2-stage amplifier consists of this amplifier, the second stage amplifier is operated around the saturation point. It causes a constant 4-dBm input power to be provided to the second doubler. Its drain current is 7 mA.
The second doubler converts the input signal of the 6-GHz band to the output signal of the 12-GHz band. The input signal from the interstage driver amplifiers is around 4 dBm in the MMIC and its gate voltage is set a little lower than the pinch off voltage. Its drain current is only 3 mA at an input power of 4 dBm. Its drain current is only 3 mA at an input power of 4 dBm. Figure 11 shows its measured output components when a 5.8-GHz signal is input. Its conversion loss of the second harmonic component, f 2 , is 8 dB at an input power of 4 dBm. The fundamental component, f 1 , and the third harmonic component, f 3 , are 3 dB and 24 dB less than f 2 , respectively. Because the 6-GHz band signal, f 1 , is 6-GHz away from the desired signal at 12 GHz, it can be easily suppressed and the output driver amplifier does not amplify the signal at 6 GHz. Figure 12 shows the measured characteristics of the output driver amplifier. Its gain is 10 dB ± 0.5 dB between 11.2 and 13.0 GHz. Meanwhile, its gain is −19 dB at 6 GHz, which is the highest spurious output component frequency of the second doubler. The output return loss of the output driver amplifier is below −10 dB between 11.2 and 15.2 GHz. Its drain current is 8 mA. Figure 13 shows a photograph of the fabricated quadrupler 3D-MMIC. Large capacitors, such as 5-pF capacitors, are located under the ground planes. Their total capacitance and area is 83 pF and 0.23 mm 2 , respectively. This area is 10% of the total area of the MMIC. There are 11 stacked inductors and their total area is 0.13 mm 2 , which is one third of the area when they are replaced by single layer inductors. TFMS lines can be arranged in one-tenth of the spacing of ordinary microstrip lines. They can be bent with narrow line spacing. This significantly miniaturizes the MMIC. The MMIC integrates circuits on only 2.25 mm × 1.05 mm area. Figure 14 shows the measured return loss of the developed MMIC. Its input port is matched well at 3 GHz, and its output port is matched well at 12 GHz. Figure 15 shows the measured output components of the MMIC when a 2.95-GHz signal is input. The fourth harmonic component, 4 f in , which is the desired output component, is constantly 5 dBm when the input signal level is more than −10 dBm. The third harmonic component, 3 f in , and the fifth harmonic component, 5 f in , which are the nearest spurious components, are adequately suppressed. The 4 f in /3 f in and 4 f in /5 f in ratios are 42 dB and 46 dB, respectively, at an input power of −10 dBm. The power dissipation of the MMIC is about 160 mW (3 V, 53 mA) at an input power of −10 dBm. Figure 16 shows the measured output spectrum of the MMIC when the input frequency is 2.95 GHz and the input power is −10 dBm. It shows that the maximum intensity component is the desired component, 4 f in , and the nearest spurious components, 3 f in and 5 f in , are suppressed.
The performance of this MMIC and other frequency multiplier MMICs [4] , [5] , [9] , [15] are compared in Table 1 . This MMIC integrates quite a large number of circuits, seven circuits, on a chip only 2.36 mm 2 and requires no external buffer amplifiers. It has a higher desired/undesired ratio, higher conversion gain, and higher degree of integration and requires lower input power than other MMICs.
Conclusion
A highly integrated X-band frequency quadrupler with driver amplifiers using 3D-MMIC technology was presented. It consists of four amplifiers, two doublers, and a 2-band elimination filter, which are integrated in a 2.36 mm 2 area. The nearest spurious components of the MMIC are well suppressed. The desired/undesired ratio is about 40 dB. The MMIC supplies +5 dBm of the desired component at an input power as low as −10 dBm and requires no external buffer amplifiers. The power dissipation of the MMIC is only 160 mW. This MMIC will help reduce the cost of equipment for quasi-millimeter FWA systems.
